

CLAIMS

1. A method comprising:
 receiving a request for access to a memory location;
 identifying a memory block including the memory
location;
 examining a local memory descriptor associated with
said memory block; and
 accessing a local addressable memory in response to
the local memory descriptor indicating that the memory
block is in the local addressable memory.

2. The method of claim 1, further comprising
accessing the memory location in response to the memory
location existing in the local addressable memory.

3. The method of claim 1, further comprising
generating an illegal access violation exception in
response to the memory location not existing in the local
addressable memory.

4. The method of claim 1, further comprising
accessing a local cache in response to the local memory
descriptor indicating that the memory block is not in the
local addressable memory.

5. The method of claim 1, wherein said receiving a request for access to a memory location comprises receiving an address.

6. The method of claim 5, wherein said identifying a memory block including the memory location comprises identifying a page having an address space including said address.

7. The method of claim 1, wherein accessing a local addressable memory comprises accessing a Level 1 (L1) SRAM (Static Random Access Memory).

8. The method of claim 7, wherein said examining a local memory descriptor comprises examining the state of an L1 SRAM bit associated with the memory block.

9. The method of claim 7, wherein said examining a local memory descriptor comprises examining a cacheability Protection Look-aside Buffer (CPLB) descriptor including an L1 SRAM bit associated with the memory block.

10. The method of claim 7, wherein said examining a local memory descriptor comprises examining a Translation Look-aside Buffer (TLB) descriptor including an L1 SRAM bit associated with the memory block.

11. A method comprising:
receiving a request for access to a memory location;
identifying a memory block including the memory location; and
routing the request to one of a local addressable memory and a local cache in response to the state of a local memory descriptor associated with said memory block.

12. The method of claim 11, further comprising accessing the local addressable memory.

13. The method of claim 11, further comprising generating an illegal access violation exception in response to the memory location not existing in the local addressable memory.

14. The method of claim 11, wherein accessing a local addressable memory comprises accessing a Level 1 (L1) SRAM (Static Random Access Memory).

15. An apparatus comprising:
an execution unit;
a local addressable memory;
a local cache; and
a local memory controller operative to identify a
memory block including a memory location in response to
receiving a request for access to said memory location from
the execution unit and to route the request to one of the
local addressable memory and the local cache in response to
the state of a local memory descriptor associated with said
memory block.

16. The apparatus of claim 15, further comprising a
plurality of local memory descriptors associated with a
plurality of memory blocks.

17. The apparatus of claim 15, wherein the local
addressable memory comprises a Level 1 (L1) SRAM (Static
Random Access Memory).

18. The apparatus of claim 17, wherein the local
memory descriptor comprises an L1 SRAM bit indicating

whether an associated memory block resides in the local memory.

19. A system comprising:

a processor including
an execution unit,
a local addressable memory,
a local cache, and
a local memory controller operative to identify a memory block including a memory location in response to receiving a request for access to said memory location from the execution unit and to route the request to one of the local addressable memory and the local cache in response to the state of a local memory descriptor associated with said memory block; and
a USB (Universal Serial Bus) interface; and
a system bus coupled to the processor and the USB interface.

20. The system of claim 19, wherein the local addressable memory comprises a Level 1 (L1) SRAM (Static Random Access Memory).

21. An article comprising a machine-readable medium including machine-executable instructions, the instructions operative to cause a machine to:

receive a request for access to a memory location;
identify a memory block including the memory location;
examine a local memory descriptor associated with said memory block; and
access a local addressable memory in response to the local memory descriptor indicating that the memory block is in the local addressable memory.

22. The article of claim 21, further comprising instructions operative to cause the machine to access the memory location in response to the memory location existing in the local addressable memory.

23. The article of claim 21, further comprising instructions operative to cause the machine to generate an illegal access violation exception in response to the memory location not existing in the local addressable memory.

24. The article of claim 21, further comprising instructions operative to cause the machine to access a

local cache in response to the local memory descriptor indicating that the memory block is not in the local addressable memory.

25. An article comprising a machine-readable medium including machine-executable instructions, the instructions operative to cause a machine to:

receive a request for access to a memory location;
identify a memory block including the memory location;
and
route the request to one of a local addressable memory and a local cache in response to the state of a local memory descriptor associated with said memory block.

26. The article of claim 25, further comprising instructions operative to cause the machine to:

access the local addressable memory; and
generate an illegal access violation exception in response to the memory location not existing in the local addressable memory.

27. The method of claim 25, wherein the instructions operative to cause the machine to access a local addressable memory include instructions operative to cause the machine to access a Level 1 (L1) SRAM (Static Random Access Memory).

4004920 122603

*end
w/*

*add
B3*